Motorola announces first 12” GaAs-on-silicon wafers  by unknown
In early September Motorola announced that 
its Motorola labs had demonstrated the 
world’s first 8” GaAs-on-silicon wafers and 
(after working with epiwafer manufacturer 
IQE for over a year to prove manufacturability 
on mass-production epitaxial deposition tools) 
created the first 12” GaAs-on-silicon wafers. 
Motorola also says it has already demon- 
strated manufacturability by fabricating 
GaAs-on-Si power amplifiers which have 
been used successfully in working mobile 
phones. In addition, according to Motorola, 
it has also fabricated an LED to demonstrate 
the optical characteristics of the material. 
Motorola announces first 
12” GaAs-on-silicon wafers 
“Motorola’s 
announcement 
that they have 
successfully made 
GaAs transistors 
in a thin layer of 
GaAs grown on a 
silicon wafer 
could go down in 
history as a 
major turning 
point for the 
semiconductor 
industry ” 
Steve Cullen, 
director & principal analyst 
(Semiconductor Research), 
Cahners In-Stat Group 
By developing gallium arsenide-on-silicon tech- 
nology, Motorola says that the combination of the 
robustness and low cost of silicon substrates with 
the high-speed RF and optical capabilities of 
compound semiconductors will “open the door 
to significantly less expensive optical communi- 
cations, RF devices and high-speed microproces 
sor-based subsystems” (including the monolithic 
integration of electronics and optoelectronics). 
Motorola adds that this could eliminate the cost 
barriers of many advanced applications such as 
broadband “fibre” cable to the home, streaming 
video to cell phones and automotive collision 
avoidance systems. Other potential markets include 
data storage, lasers for consumer products such 
as DVD players, medical equipment, radar, auto- 
motive electronics, lighting, and photovoltaics. 
In contrast to silicon’s 8” and now 12” wafer 
diameters, so far no one has been able to create 
commercial GaAs wafers larger than 6” or InP 
wafers larger than 4”, or combine light-emitting 
semiconductors with silicon ICs on a single chip. 
Figure 1. Artist’s rendition of GaAs on ST0 on silicon. 
The consequent need to use discrete components 
compromises the cost, size, speed and efficiency 
of high-speed telecoms equipment and devices. 
But Motorola says that the GaAs-on-silicon tech- 
nology should: 
l Increase substrate size, reduce substrate cost 
and processing costs for III-Vs. 
l Integrate the superior electrical and optical 
performance of III-Vs with silicon technology to 
create what it calls “Integrated Semiconductor 
Circuits” (e.g. integrating CMOS silicon logic with 
III-V RF or opto devices on the same wafer). 
l Improve cost effectiveness for higher-perform- 
ance applications such as optical communications. 
l Enable larger scales of integration. 
l Extend the life of silicon and existing capital 
investments. 
In particular, Motorola says it is looking ahead to 
the end of the trend of the last 30 years for silicon 
ICs to be continually scaled to smaller dimensions 
(which has allowed the doubling of transistor 
density every 18 months - according to what is 
known as “Moore’s Law”, after Intel co-founder 
Gordon Moore - and the consequent reduction 
by about 30% in cost per semiconductor function) 
as the physical (or financial) limits to silicon 
scaling are reached. 
Motorola claims that the technology “bu.s the 
potential, when fully commercialized, to trans- 
form the industry in a way that is similar to the 
transition from discrete semiconductors to KS,” 
according to senior vp and chief technology 
officer Dennis Roberson. 
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“Motorola’s announcement that thq have suc- 
cessfully made GaAs transistors in a thin layer 
of GaAs grown on a silicon wafer could go 
down in history as a major turning point for 
the semiconductor industry,” adds Steve Cullen, 
director & principal analyst (Semiconductor 
Research) for Cahners In-Stat Group. 
The technology enables thin layers of III-V 
materials to be grown on a silicon substrate. 
The underlying crystalline structures of silicon 
and III-V compounds have lattice constants, a, 
which do not match within the required 2% for 
their crystal lattices to mesh (in particular, a = 
5.431A for silicon and 5.653A for GaAs - a mis- 
match of 4.1%). Previous attempts to combine 
them have resulted in dislocations in the crystal 
structure of the two materials due to the mis 
matched-induced strain of trying to bond. 
Perovskites take the strain 
The key to solving the problem of lattice mis- 
match was the introduction of an intermediate 
layer of the perovskite-structured material stron- 
tium titanate (i.e. strontium titanium oxide, or 
STO) between the silicon and the III-V material. 
This has the effect of reducing the strain 
between the two (see Figure 1). 
The idea was developed by Motorola Labs’ scien- 
tist Dr Jamal Ramdani (following initial work on 
perovskites by Motorola Labs’ Dr Ravi Droopad 
and Dr Jimmy Yu for ultra-thin silicon transistors). 
Silicon’s limitations gives 
GaAs the upper edge 
The development of the perovskite layer as an 
interface between two materials of different lat- 
tice constant resulted from the spinoff of an 
“experimental failure” by Motorola Labs. 
Droopad (pictured in Figure 2 with Ramdani) 
and Yu were researching high-k dielectric 
perovskite-structured crystalline materials for use 
as a replacement for silicon dioxide as the gate 
dielectric ln silicon transistors (since the scaling 
of silicon transistors is driving the SiO, gate 
dielectric to the lower limit of thickness - a gate 
layer of higher-k dielectric material can give the 
required capacitance but for a greater layer thick- 
ness).This led in 1999 to the demonstration of 
the world’s thinnest functional transistor by 
growing ST0 on a silicon substrate. 
The ST0 worked but, as thicker layers were 
grown, oxygen molecules leaked by diffusion 
Figure 2. Dr Jamai Ramdani (left) and Dr Ravi Droopad (right) of Motorola Labs display the 
world’s first 12” GaAs-on-silicon wafer. 
through the layer and began to bond with the 
layer below, forming an amorphous interface 
layer between the silicon and the STO. 
For the replacement of gate oxide this was a 
problem so researchers focused on thinning or 
eliminating the amorphous layer. However, 
Ramdani had the idea of using such an amor- 
phous layer as an interstitial layer to absorb the 
4.1% lattice mismatch between silicon and GaAs. 
Figure 3. Dr Jamal Ramdani makes a phone call on a 
Motorola cell phone with a power amplifier made from a 
GaAs-on-silicon wafer. 
Working with Droopad and Dr Lyndee Hilt, he 
found that the amorphous layer allowed the ST0 
to relax to its own natural crystal lattice constant, 
enabling it to bond with both silicon and GaAs - 
claimed to be the first time that a highquality sin- 
glecrystal layer was demonstrated with substan- 
tially different lattice constant to the substrate. 
The key to solving 
the problem of 
lattice mismatch 
was the introduc- 
tion of an inter- 
mediate layer of 
the perovskite- 
structured mate- 
rial strontium 
titanate (STO) 
between the 
silicon and the 
111-V material, 
which has the 
effect of reducing 
the strain 
between the two. 
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Motorola already 
reckons that a 
GaAs-on&i chip 
costs about a 
tenth of what a 
pure GaAs device 
costs to make. 
Motorola Labs has 
begun simulations 
to develop the 
optimum inter- 
mediate layer for 
InR This should 
“support chip clock 
speeds of more 
than 70 GHz and 
long-wavelength 
lasers” (enabling 
low-cost opt0 
components, e.g. 
for fibre-to-the- 
home) and be 
“exfendible to 
any of the Ill-V 
materials”[such 
as GaN]. 
Dr Jim Prendergast, vp & 
director, Motorola Labs 
(Physical Sciences 
Research Lab) 
Figure 4. Modelling and simulation by Dr Alex Demkov of the surface energy ionic versus covalent bonds, and bond angles 
between the atoms in GaAs and ST0 helped to understand which compositions to deposit to create the idea/ interface. 
A problem that had to be solved was the natural 
tendency of GaAs grown on ST0 to form in pools 
on the surface rather than an even coating. But 
advanced modelling and simulation by Dr Alex 
Demkov (pictured in Figure 4) of the surface 
energy, ionic versus covalent bonds, and bond 
angles between the atoms in GaAs and ST0 
helped to understand which compositions to 
deposit to give the ideal interface. 
The formation of the high-k metal oxide also has 
the advantage of reducing leakage current density. 
To build the layers up to a sufficient thickness, 
epiwafer foundry IQE used MBE deposition 
(although Motorola has also shown that MOCVD 
and atomic layer deposition can also be used). 
“The GaAs layer is thick enough to function as 
standard GaAs,” says Roberson. “There is no dif- 
ference whatsoever [compared with bulk GaAs] 
and there is no goal to make it electrically differ- 
ent,” he adds. “There is also no advantage to 
making it hugely thick.Thinness is part of the 
cost structure.The thinner you can make it, the 
faster you can deposit it.” 
Motorola already reckons that a GaAs-on-Si chip 
costs about a tenth of what a pure GaAs device 
costs to make. Currently a 150mm (6”) silicon 
wafer costs US$2540 and GaAs several times 
this, says corporate vp Padmasree Warrior, so the 
new technique would result in costs somewhere 
between these two figures. 
Interface to other materials 
Based on the GaAs-on-Si work, Motorola Labs has 
begun simulations to develop the optimum inter- 
mediate layer for InP (enabling low-cost opto 
components, e.g. for fibre-tethe-home) and other 
materials such as GaN. 
“GaAs on silicon is just the first step and has cre- 
ated a baseline technology for extending our 
research to other materials systems,” said Dr Jim 
Prendergast, vp and director, Motorola Labs, 
Physical Sciences Research Lab. “One of our next 
goals is to complete the task of growing InP on 
silicon.This technology should support chip 
clock speeds of more than 70 GHz and long- 
wavelength lasers.” 
To build InP wafers, Roberson said a different 
interstitial layer will be needed, although it will 
be another perovskite. (Motorola’s patents 
cover not just the alkaline-earth metal strontium 
but also barium and calcium, and not just the 
transition metal titanium but also zirconium and 
hafnium.) “We would need different materials 
but the science is the same.The technology is 
extendible to any of the III-V materials,” he 
added. Because silicon provides a more resilient 
substrate, other III-V materials may be viable. 
“Many III-V materials have not been explored 
because they have been too difficult to work 
with,” said Roberson. 
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Plans for commercialization 
Epiwafer foundry IQE has partnered Motorola in 
the development of the technology, particularly 
its transition to near production potential in the 
epitaxial substrates segment. Commercialization 
discussions are underway. 
Motorola says it has already filed more than 270 
patents related to the technology and intends to 
broadly license it. Warrior will lead the commer- 
cialization effort. 
So far IQE is the only company to have received 
a license (since Motorola “doesn’t want to become 
a wafer supplier”) but discussions are underway 
with other potential customers and licensees. 
Motorola says it is even likely that silicon wafer 
suppliers would take on the technology. 
Further, the large device manufacturers, including 
the foundries, would probably take on some 
internal III-V on silicon capability - particularly 
those wanting to take advantage of the 
silicon/III-V integrated device capability. 
Among the stated aims of commercialization is to 
stimulate the tool infrastructure for larger GaAs 
and mixed GaAs/Si substrates to be on a par 
with pure silicon. 
Motorola hopes to start offering components 
based on the new process “within a year or so”. 
A meaningful revenue stream from the technology 
is likely to come “within a few years”, says Roberson. 
“More than 90% of the existing fibre-optic cable 
is still unused and under-utilized,” says Bob 
Merritt, vp of Semico Research Corp. “This tech- 
nology could be the switch that eventually turns 
on those communications channels.” 
IQE’s chairman and CEO Dr Drew Nelson adds, 
“This innovative technology opens up a wealth 
of possibilities and opportunities, including full- 
scale integration of optical and electronic com- 
ponents and is in many ways analogous to Jack 
Kilby’s 1958 development of the frst integrated 
circuit, which saw the birth of today’s silicon 
industry as we know it”. 
*At the European Gallium Arsenide and related 
III-V Compounds Application Symposium 
(GAAS 2001) of late September’s European 
Microwave Week in London IQE’s chief technical 
officer Dr Tom Hierl said that IQE would have 
initial results for HEMTs and HBTs in “4-6 weeks” 
and samples in 3 months. However, it would be 
“6-12 months before we have an idea about 
acceptance of electronic products”. 
Motorola Labs’ GaAs-on- 
Si technology was 
presented in September 
at Materials Research 
Society workshops on: 
l International Workshop 
on Device Technology 
in Port0 Alegre, Brazil by 
principal staff scientist 
Dr Ravi Droopad; and 
l Dielectric Science and 
New functionality in 
Device Physics for 
Crystalline Oxides on 
Semiconductors (COS) 
in Chattanooga, TN, USA 
by director of Materials, 
Device, and Energy 
Research William Ooms. 
See: 
www.mrs.org/meetings/ 
workshops/zoo1 
Tired of unstable flow from solid 
sources and not satisfied with 
packing rings or solution 
alternatives? Then consider the 
Uni-Flo cylinder with your next 
purchase of TMIn, (Cp),Mg or 
CBr, for stable flow through 
90% depletion. If you prefer 
the purity of solids but don’t want 
s I 
the headaches of growing epi 
wafers from unstable sources, ask 
for the Uni-Flo cylinder available 
only through Rohm and Haas 
Metalorganics. 
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